Skip to content
naulon
Not checkedNot checked for notices yet.

CMOS-NEMS Copper Switches Monolithically Integrated Using a 65 nm CMOS Technology

Jose Luis Muñoz-Gamarra, Arantxa Uranga, Nuria Barniol

Micromachines · 2016

doi:10.3390/mi7020030 (opens in a new tab)

We email you when a new notice or a question about this paper appears.

Abstract

This work demonstrates the feasibility to obtain copper nanoelectromechanical (NEMS) relays using a commercial complementary metal oxide semiconductor (CMOS) technology (ST 65 nm) following an intra CMOS-MEMS approach. We report experimental demonstration of contact-mode nano-electromechanical switches obtaining low operating voltage (5.5 V), good ION/IOFF (103) ratio, abrupt subthreshold swing (4.3 mV/decade) and minimum dimensions (3.50 μm × 100 nm × 180 nm, and gap of 100 nm). With these dimensions, the operable Cell area of the switch will be 3.5 μm (length) × 0.2 μm (100 nm width + 100 nm gap) = 0.7 μm2 which is the smallest reported one using a top-down fabrication approach.

Abstract licence: CC BY

Reads

Read by people on this page

None yet.

Checked or read by AI through naulon

None yet.

A person counts once a day per paper. We keep no cookie and no address: a reader is a hash that changes every day. Any month under five reads shows no number.

Are you an author?

Is this your paper?

Claim it to add your note and be paid when agents cite it. Free.